Plexi09/eden-miror
1
0
Fork 0
mirror of https://git.eden-emu.dev/eden-emu/eden synced 2026-04-10 03:18:55 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions 2

[maxwell] Removed prefetching for ProcessCommands

Browse source
This commit is contained in:
CamilleLaVey 2026-04-01 01:21:55 -04:00 • committed by crueter
parent ad2225b5d0
commit febddbd00c
1 changed files with 0 additions and 31 deletions
Download patch file Download diff file Expand all files Collapse all files

31
src/video_core/engines/maxwell_3d.cpp
View file

@ -8,10 +8,6 @@
#include <cstring> #include <cstring>
#include <optional> #include <optional>
#if defined(_MSC_VER) && !defined(__clang__)
#include <intrin.h>
#endif
#include "common/assert.h" #include "common/assert.h"
#include "common/bit_util.h" #include "common/bit_util.h"
#include "common/scope_exit.h" #include "common/scope_exit.h"
@ -28,16 +24,6 @@
namespace Tegra::Engines { namespace Tegra::Engines {
namespace {
inline void PrefetchLine(const void* addr) {
#if defined(_MSC_VER) && !defined(__clang__)
_mm_prefetch(static_cast<const char*>(addr), _MM_HINT_T0);
#else
__builtin_prefetch(addr, 0, 1);
#endif
}
} // namespace
/// First register id that is actually a Macro call. /// First register id that is actually a Macro call.
constexpr u32 MacroRegistersStart = 0xE00; constexpr u32 MacroRegistersStart = 0xE00;
@ -323,34 +309,17 @@ void Maxwell3D::ConsumeSinkImpl() {
if (control == Regs::ShadowRamControl::Track || control == Regs::ShadowRamControl::TrackWithFilter) { if (control == Regs::ShadowRamControl::Track || control == Regs::ShadowRamControl::TrackWithFilter) {
for (size_t i = 0; i < sink_size; ++i) { for (size_t i = 0; i < sink_size; ++i) {
const auto [method, value] = method_sink[i]; const auto [method, value] = method_sink[i];
if (i + 1 < sink_size) {
const u32 next = method_sink[i + 1].first;
PrefetchLine(&regs.reg_array[next]);
PrefetchLine(&shadow_state.reg_array[next]);
PrefetchLine(&dirty.tables[0][next]);
}
shadow_state.reg_array[method] = value; shadow_state.reg_array[method] = value;
ProcessDirtyRegisters(method, value); ProcessDirtyRegisters(method, value);
} }
} else if (control == Regs::ShadowRamControl::Replay) { } else if (control == Regs::ShadowRamControl::Replay) {
for (size_t i = 0; i < sink_size; ++i) { for (size_t i = 0; i < sink_size; ++i) {
const auto [method, value] = method_sink[i]; const auto [method, value] = method_sink[i];
if (i + 1 < sink_size) {
const u32 next = method_sink[i + 1].first;
PrefetchLine(&regs.reg_array[next]);
PrefetchLine(&shadow_state.reg_array[next]);
PrefetchLine(&dirty.tables[0][next]);
}
ProcessDirtyRegisters(method, shadow_state.reg_array[method]); ProcessDirtyRegisters(method, shadow_state.reg_array[method]);
} }
} else { } else {
for (size_t i = 0; i < sink_size; ++i) { for (size_t i = 0; i < sink_size; ++i) {
const auto [method, value] = method_sink[i]; const auto [method, value] = method_sink[i];
if (i + 1 < sink_size) {
const u32 next = method_sink[i + 1].first;
PrefetchLine(&regs.reg_array[next]);
PrefetchLine(&dirty.tables[0][next]);
}
ProcessDirtyRegisters(method, value); ProcessDirtyRegisters(method, value);
} }
} }