Plexi09/eden-miror
1
0
Fork 0
mirror of https://git.eden-emu.dev/eden-emu/eden synced 2026-04-26 13:49:00 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions 4

Added FMUL asserts

Browse source
This commit is contained in:
David Marcec 2018-09-01 19:05:10 +10:00
parent 157cb90ca3
commit 9a841e0f5c
2 changed files with 15 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

10
src/video_core/renderer_opengl/gl_shader_decompiler.cpp
View file

@ -1038,6 +1038,16 @@ private:
case OpCode::Id::FMUL_R:
case OpCode::Id::FMUL_IMM: {
// FMUL does not have 'abs' bits and only the second operand has a 'neg' bit.
ASSERT_MSG(instr.fmul.tab5cb8_2 == 0, "FMUL tab5cb8_2({}) is not implemented",
instr.fmul.tab5cb8_2.Value());
ASSERT_MSG(instr.fmul.tab5c68_1 == 0, "FMUL tab5cb8_1({}) is not implemented",
instr.fmul.tab5c68_1.Value());
ASSERT_MSG(instr.fmul.tab5c68_0 == 1, "FMUL tab5cb8_0({}) is not implemented",
instr.fmul.tab5c68_0
.Value()); // SMO typical sends 1 here which seems to be the default
ASSERT_MSG(instr.fmul.cc == 0, "FMUL cc is not implemented");
ASSERT_MSG(instr.fmul.saturate == 0, "FMUL saturate is not implemented");
op_b = GetOperandAbsNeg(op_b, false, instr.fmul.negate_b);
regs.SetRegisterToFloat(instr.gpr0, 0, op_a + " * " + op_b, 1, 1,
instr.alu.saturate_d);